This poster session paper presents a simplified explanation of the FASTBUS communication protocol and a brief description of the FASTBUS modules and the FASTBUS Operating System (FBOS) being used in the current prototyping efforts at SLAC. A sample session utilizing the FBOS to initialize and exercise a FASTBUS segment is also presented.
Introduction
FASTBUS is a standardized modular 32-bit data-bus system for data acquisition, data processing, and control.
A FASTBUS system consists of multiple segments which-can operate independently, but link together for passing data.
FASTBUS operates asynchronously to accommodate high and low speed devices, using handshake protocols for reliability. It can also operate synchronously without handshake for transfer of data blocks at maximum speed.
This poster session paper presents a simplified explanation of the operation of the FASTBUS communication protocol.
For a detailed description see Ref.
1. Also included is an overview of the FASTBUS Operating System (FBOS) and the three modules being used in the current prototyping efforts at SLAC.
FASTBUS Components
An example of a simple FASTBUS system is a single FASTBUS segment and a few modules.
A 19 inch FASTBUS crate (Fig. l) , which can hold up to 26 modules, is an example of a backplane segment.
Each slot in the crate (and thus the module in that slot)
can be uniquely accessed.
The address of the slot in which a module resides is known as the module's GEOGRAPHIC ADDRESS. The lowest 32 addresses allocated to any segment are used as the geographic addresses of the segment. One of the mandatory CSRs is CSR 0. CSR 0, when read, must return the ID (type or model number) of the module. This mandatory feature makes it possible to identify the contents of each slot in a segment and hence generate a map of an entire FASTBUS system, segment by segment.
Another highly recommended feature is the implementation of a CSR to hold a software settable address. This address is known as the LOGICAL ADDRESS. Once this CSR is loaded and the logical address recognition enabled, the module can be addressed by asserting this address instead of the geographic address on the bus. The primary advantage of logical addressing is that it allows the allocation of as much address sp.ace as is needed by each module.
The logical address can thus include internal address information which selects a part of a module, while geographic addressing can only select the module as a whole.
Another advantage of logical addressing is that the module can be relocated within a crate (and possibly even the system) without any software changes in the masters (if the masters address modules by their logical addresses). A FASTBUS segment has two attached ancillary logic boards.
They are the Enable Geographic (EG Line) Generator, and the Arbitration Timing Controller (ATC).
Phases in a FASTBUS Operation
There are basically 4 phases in a FASTBUS operation.
These are the ARBITRATION, the ADDRESS cycle, the DATA cycle, and the BUS RELEASE phases. Arbitration is the first phase in which a master must participate.
Only one master can utilize the bus of a segment at any time.
The arbitration resolves any contention which there may be for the use of the bus. Once mastership is gained, the master addresses the module(s) with which it is going to communicate. The address cycle results in the establishment of the link between a master and slave(s).
Once a master has established the link, it can proceed to perform any data cycles necessary.
When an operation is complete, the master may either proceed with another address and data cycle sequence, or release mastership of the segment so other masters can have access to it.
The Arbitration Phase
The FASTBUS lines used in this discussion of Arbitration are:
AR -Arbitration Request AG -Arbitration Grant AL -Arbitration Level (6 lines) GK -Grant Acknowledge. Other FASTBUS lines which are relevant to the address cycle but ignored in this discussion are:
EG -Enable Geographic; This line is generated by the EG Generator to indicate that an address is a geographic address.
NK -Negative Acknowledge, BK -Busy Acknowledge;
These lines are used in multiple segment systems to return connection failure information to the master.
PE -Parity
Enable, PA -Parity; These lines are used to indicate the parity of the data on the AD lines.
Their use is optional.
After a master has obtained mastership, it can begin the address cycle.
Each module has two address spaces which are known as CONTROL space and DATA space.
As a protection mechanism, the connection to these two address spaces is made via differing address cycles. The CB line is used to indicate which address space is being addressed. CB=l indicates a control space address. CB=O indicates a data space address.
It is also possible to address more than one module at a time.
This mode is known as MULTI-LISTENER (or BROADCAST) mode and is indicated by the NH line.
NH=1 indicates multi-listener mode. NH=0 indicates SINGLE-LISTENER mode, the one that will be discussed here.
The following If the slave detects an error it asserts an error code on the hX and BK lines. The slave then completes the data cycle handshake by asserting
DK.
An example of data cycle concatenation is shown Figs. 4a and 4b . A normal address cycle, such as displayed in Fig. 3 must have been successfully completed.
In Fig. 4a : Section A shows a random data write cycle.
The master asserts:
CB=O, NH=O, the data on the AD lines, and then DS=l.
The slave, after processing, returns DK=l. The master then drops DS, the slave drops DK, and the master then proceeds to the next cycle. Section B shows an extended address write cycle.
The extended address cycle is used to set a pointer internal to the slave module. This internal pointer, called the Internal Address (IA) is the location within a module where the next read or write data will come from or go to.
It is often referred to as the next transfer address (NTA). After the extended address cycle, which has set the slave's internal address pointer, the master could perform, for example, a handshake block transfer sequence of data cycles to read a block of data from a consecutively addressed area within the slave. Figure 4b (Sects. C, D, and E) shows an example of a handshake block transfer read. Note that in the extended address and random data cycles, DS must be dropped at the completion of the data cycle. In a handshake block transfer data cycle (CB=l), every change in 3s is used to indicate another data cycle. 
Bus Relase Phase
Once a master has obtained mastership it can perform any combination of address and data cycles needed to complete its operations as long as it retains the GK assertion.
However, it is permissible to release the GK line as soon as the AS-AK lock is established if the master is not going to perform any more address cycles.
The release of GK permits the next possible arbitration to occur. Mastership of the bus is released when the master has set AS=0 and GK=O. When the slave sees AS=O, it removes AK (Sect. F of Fig. 4b ). The FASTBUS Memory Module The FASTBUS memory module has 256 words in data space and 4 CSR registers.
CSR 0 is the ID register and bit 1 of CSR 0 is the logical address enable bit. The other CSRs are used as the logical address register, a run options register, and an error counter register.
The module can execute random, extended address, and handshake block transfer data cycles. It is being used as a high speed slave module in the current tests.
The FASTBUS Sequencer
The FASTBUS sequencer is being used as a high speed master in the current tests.
The sequencer has only control space addresses. The control space is divided into three sections.
These are the status register memory, the control memory and the data memory. The sequencer is operated by loading encoded operation words (the sequencer program) into the control memory. The data memory is used as the source of the 32-bit AD line values to be used for address and data write cycles, and as the destination of data read during FASTBUS read cycle(s).
The following functions can currently be encoded into an operation word to create an instruction for the sequencer: That is, calling one word will perform the arbitration for mastership, address cycle, data cycle (or cycles in the case of a block transfer), and bus release.
Some examples of words in the Complete FASTBUS Operations layer are:
performs a data word read (write) from (to) data space XDRD (XDWR) performs an extended address cycle, followed by a data word read (write) from (to) data space DBLKRD (DBLKWR) performs a handshake block transfer of a block of data from (to) data space xcm (XCER) performs a data word read (write) from (to) control space. The FBOS contains several debugging facilities. The simpliest, and most widely used, is the FB command. This command reads, decodes, and prints symbolically on the-terminal everything that can be read through the IORFI about the bus.
FB is heavily used by the other debugging facilities.
The TRACE facility has the commands TRACE-ON and TRACE-OFF. The trace facility allows the user to examine (display on the terminal or lineprinter via the FB command) the FASTBUS bus status at each step in a FASTBUS operation.
This can be used whether the IORFI is acting as a master or a slave.
The VERIFY facility has the commands VERIN-ON and VERIFY-OFF.
When the verify facility is enabled, each extended address write cycle and/or random data write cycle is followed by an extended address read cycle and/or random data read cycle, respectively. The readback is compared to what was written, and if they do not match, the message VERIFY FAILURE is printed on the terminal. This facility is useful for finding problems such as stuck bits.
It must be used with some discretion since some verify failures will not necessarily indicate an error. For example, in the case of writing a bit to CSR 0, the readback will not match the written data, since the ID of the module will be returned in the read.
The DIAGNOSTIC facility is controlled by the commands DIAG-ON and DIAG-OFF. 
